Regviz

Espressif Systems /ESP32 /SENS /SAR_TSENS_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SAR_TSENS_CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32/SENS/SAR_TSENS_CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TSENS_XPD_WAIT0 (TSENS_XPD_FORCE)TSENS_XPD_FORCE 0 (TSENS_CLK_INV)TSENS_CLK_INV 0 (TSENS_CLK_GATED)TSENS_CLK_GATED 0 (TSENS_IN_INV)TSENS_IN_INV 0TSENS_CLK_DIV0 (TSENS_POWER_UP)TSENS_POWER_UP 0 (TSENS_POWER_UP_FORCE)TSENS_POWER_UP_FORCE 0 (TSENS_DUMP_OUT)TSENS_DUMP_OUT

Fields

TSENS_XPD_WAIT
TSENS_XPD_FORCE
TSENS_CLK_INV
TSENS_CLK_GATED
TSENS_IN_INV

invert temperature sensor data
TSENS_CLK_DIV

temperature sensor clock divider
TSENS_POWER_UP

temperature sensor power up
TSENS_POWER_UP_FORCE

1: dump out & power up controlled by SW 0: by FSM
TSENS_DUMP_OUT

temperature sensor dump out only active when reg_tsens_power_up_force = 1

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data